Using Xilinx tools in command-line mode
Many FPGA designers don’t take good advantage of the command-line options that FPGA synthesis and physical implementation tools have to offer. I’ve published an article on the subject in Xilinx Xcell journal. You can read it here. All the source code, projects, and scripts are available here.
 |
Download the article |
 |
Download the source code, projects, and scripts |
Great article. I found that most designers aren’t even aware of many of these tools, particularly XFLOW, which I always found to be very useful. In this context, allow me to self promote my own project, http://www.boldport.com which aims to generate a complete command-line-based build environment for FPGA projects. I hope it’ll be useful to you and/or your readers.
Thanks,
I’m glad this article is useful.
Evgeni
can i get all codes in vhdl
No, VHDL code is not available, only Verilog.
Evgeni
my project is on generating 3 phase sinusoidal pwm by spartan 3 fpga for induction motor drive.
can u suggest me ways to implement pwm through fpga. I myself have worked on the simulink and im thinking of implementing my simulink project on fpga.
over all i realy like ur book and articles. they are very resourceful for beginners.
Hi,
There are several ways to implement PWM in FPGA, depending on your project requirements and amount of available logic/ram resources in FPGA itself. Just search Xilinx and Altera forums. OpenCores.org may also already have something.
Thanks,
Evgeni
@saar drimer
Hi there, this link does not work. Can you fix it?
cheers
Fabrizio
Hi,
I have read your article and I there is one statement in there that I would like some clarification on:
“Xtclsh is the only flow that accepts .xise input”
It seems that you still need to enter the GUI and press Project->Generate TCL Script. There is no way just pass the .xise file to some command line tool and have the job done without the GUI, right?
best regards,
Øyvin Eikeland
Hi Øyvin,
That’s right. Somebody needs to generate .xise.
I often take an existing .xise from a similar project, and manually tweak it for the new one. But that’s impractical to do if a lot of changes is required.
Thanks,
Evgeni
hii
I want to make a random code generator using FPGA on Xilinx can i get code for that
sir
plz provide me verilog code for viterbi decoder of k=7 and r=1/2 if it available
hi sir I need projects in vhdl for m.tech any one of u have idea plz informed me