CRC Generator
This tool will generate Verilog or VHDL code for a CRC with a given data width and polynomial.
Read more on the theory behind parallel CRC generation
Download stand-alone application for faster generation of large CRC
Leave a comment
Step 1
Select data width. Then select a protocol or polynomial width
Data width {1..1024} bit | Protocol | ||
Polynomial width {1..128} bit |