Scrambler Generator

This tool will generate Verilog or VHDL code for a scrambler with a given data width and polynomial.

Read more on the theory behind parallel scrambler generation

Leave a comment

Step 1

Select data width. Then select a protocol or polynomial width

Data width {1..1024} bit       Protocol
Polynomial width {1..128} bit      

  nothing is selected

Step 2

  please complete step 1